Achieving Low Power in 65-nm Cyclone III FPGAs
ثبت نشده
چکیده
With the introduction of the 65-nm Cyclone® III family, Altera continues to deliver greater capabilities to designers of cost-sensitive high-volume applications. The move to the 65-nm process node provides the benefits associated with smaller process geometries: lower cost, higher performance, and greater logic capacity. However, along with these benefits, the 65-nm process brings with it new challenges related to power consumption. This white paper addresses how Altera is able to maintain or exceed performance versus similar 90-nm process devices, while significantly lowering static and dynamic power consumption at 65 nm.
منابع مشابه
Implementing Efficient Low-Power PCIe Interfaces with Low-Cost FPGAs
A history of architectural and process advancements has enabled Altera® Cyclone® V FPGAs to be used in numerous low-cost and low-power applications in the industrial, automotive, military, communication and consumer markets, among others. This white paper outlines a real-life PCI Express® (PCIe®) Gen1x4 reference design including a DDR3 memory controller. It shows just how effective Cyclone V F...
متن کاملReducing Total System Cost with Low-Power 28 nm FPGAs
When building systems for high-volume applications, it is very important to keep costs in check. There are several dimensions that affect total cost of ownership beyond the price per part. These include the power demands of the silicon, total bill of materials (BOM) cost, and the productivity of the engineers who design and test the system. It is important to choose an FPGA vendor that has cons...
متن کاملDegradation of Oscillation Frequency of Ring Oscillators Placed on a 90 nm FPGA
Abstract We focuse on issues related to degradation of FPGAs which has become dominant due to scaling and quantitatively estimate the degradation of FPGAs by NBTI. We map ring oscillators on the Cyclone II FPGAs and measure the variation of oscillation frequency. In the result, the variation of oscillation frequency is 5.97%. As for degradation of FPGAs, we measure the variation of oscillation ...
متن کاملAn Efficient VLSI Architecture and FPGA Implementation of High-Speed and Low Power 2-D DWT for (9, 7) Wavelet Filter
This paper presents an efficient VLSI architecture of a high speed, low power 2-D Discrete Wavelet Transform computing. The proposed architecture, based on new and fast lifting scheme approach for (9, 7) filter in DWT, reduces the hardware complexity and memory accesses. Moreover, it has the ability of performing progressive computations by minimizing the buffering between the decomposition lev...
متن کاملAddressing SWaP Challenges in Military Platforms With 65-nm FPGAs and Structured ASICs
Addressing SWaP Challenges in Military Platforms With 65-nm FPGAs and Structured ASICs Introduction Now more than ever, size, weight, and power (SWaP) must be managed and reduced across virtually all military and aerospace applications to improve operational efficiency and logistics, increase mission life, and reduce the total cost of system ownership. System upgrades are driving added function...
متن کامل